



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
08/984,560	12/03/1997	JEFFEREY S. MAILLOUX	95-0653.01	2301
21186	590 01/22/2003			
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			EXAMINER	
P.O. BOX 2938 MINNEAPOLIS, MN 55402			KIM, HONG CHONG	
			ART UNIT	PAPER NUMBER
			2186	28

Please find below and/or attached an Office communication concerning this application or proceeding.

Go

·		
	Application No.	Applicant(s)
	08/984,560	MAILLOUX ET AL.
Office Action Summary	Examiner	Art Unit
	Hong C Kim	2186
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet with the	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a report of the period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by stature to reply with the office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	136(a). In no event, however, may a reply be to ply within the statutory minimum of thirty (30) dains the statutory minimum of thirty (30) dains will expire SIX (6) MONTHS from the cause the application to become ABANDON	imely filed bys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).
Responsive to communication(s) filed on		
	inis action is non-final.	
Since this application is in condition for allow closed in accordance with the practice unde	vance except for formal matters, p	
Disposition of Claims		
4)⊠ Claim(s) <u>11-21 and 59-71</u> is/are pending in t		
4a) Of the above claim(s) is/are withdra	awn from consideration.	
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>11-21 and 59-71</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/Application Papers	or election requirement.	
9) The specification is objected to by the Examin	er	
10) ☐ The drawing(s) filed on is/are: a) ☐ acc		aminer
Applicant may not request that any objection to t		
11) The proposed drawing correction filed on	- · · · · · · · · · · · · · · · · · · ·	
If approved, corrected drawings are required in r		•
12) The oath or declaration is objected to by the E	xaminer.	
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for foreig	gn priority under 35 U.S.C. § 119((a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:		
1. Certified copies of the priority documer	nts have been received.	
2. Certified copies of the priority documer	nts have been received in Applica	tion No
3. Copies of the certified copies of the pri application from the International B* See the attached detailed Office action for a list	Bureau (PCT Rule 17.2(a)).	
14) ☐ Acknowledgment is made of a claim for domes	stic priority under 35 U.S.C. § 119	(e) (to a provisional application).
 a) The translation of the foreign language p 15) Acknowledgment is made of a claim for domes 	* *	
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 	5) Notice of Informa	ary (PTO-413) Paper No(s) I Patent Application (PTO-152)
S. Patent and Trademark Office		

Serial Number: 08/984,560 -2-

Art Unit: 2186 Paper No.28

Detailed Action

1. Claims 11-21 and 59-71 are presented for examination. This office action is in response to the amendment filed on 10/30/02.

2. Receipt is acknowledged of information disclosure statement filed on 11/01/02, which the statement has been placed of record in the file. Information disclosed and listed on PTO 1449 was considered.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 4. Claims 11-21 and 59-71 are rejected under 35 USC 102(b) as being anticipated by *Manning*, U.S. Patent 5,610,864.

As to claim 11, *Manning* discloses the invention as claimed. *Manning* discloses a storage device comprising: control logic (Fig. 1 Ref. 38 and col. 6 lines 26-32) for between a patternless

Serial Number: 08/984,560 -3-

Art Unit: 2186 Paper No.28

addressing scheme (col. 5 lines 43-50) and a patterned addressing scheme (col. 6 lines 14-26 and col. 7 lines 43-54) and switching circuit for switching between a first pathway and a second pathway (Fig. 1 Ref. 38 and col. 5 lines 43-50, col. 6 lines 14-32 & col. 7 lines 43-54).

As to claim 12, Manning further discloses the storage device is asynchronous (Fig. 1 and EDO constitutes asynchrous memory, col. 4 line 17).

As to claim 13, Manning further discloses temporary buffer (Fig. 1 Refs. 18 and 34).

As to claim 14, Manning further discloses the external address is temporarily stored in the temporary storage device prior to being sent to a decoder (Fig. 1 Refs. 12 and 30).

As to claim 15, Manning further discloses counter (Fig. 1 Ref 26).

As to claim 16, Manning further discloses the internal address is provided to temp storage device through the switching circuitry (Fig. 1 Refs. 38, 40, 26, 34).

As to claim 17, Manning further discloses a pipeline mode (col. 5 lines 43-50).

As to claim 18, Manning further discloses a burst mode (col. 7 lines 28+).

Serial Number: 08/984,560

Art Unit: 2186 Paper No.28

As to claim 19, Manning further discloses muxes (Fig. 5 Refs. 58, 61 and 66).

As to claim 20, Manning further discloses patternless addressing scheme is for random CAS (col. 5 lines 43-50) and the patterned addressing scheme is for sequence CAS (col. 6 lines 14-26 and col. 7 lines 43-54).

As to claim 21, Manning further the sequence CAS is selected from a group consisting of interleaved (col. 4 lines 56-57) and linear column address access (col. 4 line 56).

As to claims 59 and 60, *Manning* discloses the invention as claimed. *Manning* discloses a memory device, comprising:

a memory array (Fig. 1 Ref. 12);

control logic operatively connected to the memory array, the control circuit for selecting between an unpatterned pipeline (col. 5 lines 43-50) and a patterned burst data pattern (col. 6 lines 14-26 and col. 7 lines 43-54) for accessing the memory array; and switching circuit for switching between a first, burst data pathway and a second, pipeline data pathway depending on which of the burst or pipeline modes of operation is selected (Fig. 1 Ref.

38 and col. 5 lines 43-50, col. 6 lines 14-32 & col. 7 lines 43-54).

Serial Number: 08/984,560 -5Art Unit: 2186 Paper No.28

As to claim 61, Manning discloses the invention as claimed above. Manning further

discloses a column address decoder for receiving an external column address (Fig. 1 Ref. 30).

As to claim 62, *Manning* discloses the invention as claimed above. *Manning* further discloses a counter (Fig. 1 Ref. 26) and switching circuit for switching between a first pathway and a second pathway depending on which of the patternless addressing scheme or patterned addressing scheme is selected. (Fig. 1 Ref. 38 and col. 5 lines 43-50, col. 6 lines 14-32 & col. 7 lines 43-54), wherein the first pathway and the second pathway are coupled to a temporary storage device for providing at least one external address (Fig. 1 Ref. 16) to the switching circuitry, and wherein the counter is coupled to the temporary storage device to receive a selected portion of the external address for generating an internal address (col. 8 line 45).

As to claim 63, *Manning* discloses the invention as claimed above. *Manning* further discloses the internal address is provided to the temporary storage device through the switching circuitry (Fig. 1 Refs. 18 and 26).

As to claim 64, *Manning* discloses the invention as claimed above. *Manning* further discloses the patternless addressing scheme provides a pipeline extended data out pattern (col. 5 lines 43-50).

Serial Number: 08/984,560 -6Art Unit: 2186 Paper No.28

As to claim 65, *Manning* discloses the invention as claimed. *Manning* discloses a storage device, comprising:

control logic for selecting between a patternless addressing scheme (col. 5 lines 43-50) and a patterned addressing scheme (col. 6 lines 14-26 and col. 7 lines 43-54); and switching circuit for switching between a first pathway and a second pathway depending on which of the patternless addressing scheme or patterned addressing scheme is selected (Fig. 1 Ref. 38 and col. 5 lines 43-50, col. 6 lines 14-32 & col. 7 lines 43-54), wherein the pattenless addressing scheme provides a pipelined extended data out pattern (col. 5 lines 43-50).

As to claim 66, *Manning* discloses the invention as claimed above. *Manning* further discloses the patterned addressing scheme provide a burst extended data out pattern (col. 6 lines 14-26 and col. 7 lines 43-54)

As to claim 67, Manning further discloses at least one multiplexed device (Fig. 5 Refs. 58, 61 and 66).

As to claim 68, *Manning* discloses the invention as claimed. *Manning* discloses a storage device, comprising:

control logic for selecting between a patternless addressing scheme (col. 5 lines 43-50) and a patterned addressing scheme (col. 6 lines 14-26 and col. 7 lines 43-54); and

Serial Number: 08/984,560 -7Art Unit: 2186 Paper No.28

switching circuit for switching between a first pathway and a second pathway depending on which of the patternless addressing scheme or patterned addressing scheme is selected (Fig. 1 Ref. 38 and col. 5 lines 43-50, col. 6 lines 14-32 & col. 7 lines 43-54), wherein the patterned addressing scheme provide a burst extended data out pattern (col. 6 lines 14-26 and col. 7 lines 43-54).

As to claim 69, Manning further discloses at least one multiplexed device (Fig. 5 Refs. 58, 61 and 66).

As to claim 70, *Manning* discloses the invention as claimed. *Manning* discloses a memory device, comprising:

a memory array (Fig. 1 Ref. 12) operable in a burst or a pipelined mode of operation (col. 6 lines 14-26, col. 7 lines 43-54, and col. 5 lines 43-50);

control logic for selecting between a the pipeline mode of operation (col. 5 lines 43-50) and the burst mode of operation (col. 6 lines 14-26 and col. 7 lines 43-54); and switching circuit for switching between a first, burst data pathway and a second, pipeline data pathway depending on which of the burst or pipeline modes of operation is selected (Fig. 1 Ref. 38 and col. 5 lines 43-50, col. 6 lines 14-32 & col. 7 lines 43-54), wherein the first pathway and the second pathway are coupled to a temporary storage device for providing at least one external address (Fig. 1 Ref. 16) to the switching circuitry.

Serial Number: 08/984,560 -8-

Art Unit: 2186 Paper No.28

As to claim 71, Manning further discloses a counter coupled to the temporarily storage device to receive a selected portion of the external address for generating an internal address (Fig. 1 Refs. 26 and 30).

Response to Arguments

5. Applicant's arguments filed on 10/30/02 have been fully considered but they are not persuasive.

Applicant's argument on page 1 that the reference does not disclose switching circuit for switching between a first pathway and a second pathway is not considered persuasive. Manning discloses switching circuit for switching between a first pathway and a second pathway (Fig. 1 Ref. 38 and col. 5 lines 43-50, col. 6 lines 14-32 & col. 7 lines 43-54).

Applicant's argument on page 2 that the reference does not disclose selecting between a burst mode and a pipeline modes of operations is not considered persuasive.

"The current invention include a pipelined architecture" (col. 5 lines 43-49 in Manning) and "switching between standard fast page mode (non-EDO) and burst mode" (see col 6 lines 14-16 & Fig. 1 and col. 7 lines 44-55 in Manning) read on this limitation, in other words, in order to work in the pipeline architecture one has to select pipeline mode. Also given the teachings of above reference one of the ordinary skill in the art at the time the invention was made would have been lead to an obvious fashion to provide a pipelined page mode circuitry since Manning discloses that the current invention include a pipelined architecture (col. 5 lines 43-49) which

Serial Number: 08/984,560 -9Art Unit: 2186 Paper No.28

would increase accessing speed. Also Ryan US Patent 5,966,724 discloses additional column addresses are latched and access are performed in a pipelined page mode (col. 4 lines 22-24). Therefore, broadly written claims are disclose by the references cited.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., enabling switching between pipeline or burst operations with in the same memory, "on-the-fly") are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Therefore broadly written claims are disclosed by the references cited.

Conclusion

- 6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

Serial Number: 08/984,560 -10-Art Unit: 2186 Paper No.28

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

- 8. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. § 1.111(c).
- 9. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.
- 10. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Hong Kim whose telephone number is (703) 305-3835. The Examiner can normally be reached on the weekdays from 8:30 AM to 5:00 PM.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Matt Kim, can be reached on (703) 305-3821.

Any inquiry of a general nature or relating to the status of this application should be

Serial Number: 08/984,560 -11-Art Unit: 2186 Paper No.28

directed to the Group receptionist whose telephone number is (703) 305-3900.

11. Any response to this action should be mailed to:

Commissioner of Patents and Trademarks Washington, D.C. 20231

or faxed to TC-2100:

After-Final

(703) 746-7238

Official

(703) 746-7239 (for formal communications intended for

entry)

Non-Official/Draft (703) 746-7240 (for informal or draft communications, please label "PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

HK

Primary Patent Examiner

January 17, 2003

HONG CHONG KIM PRIMARY EXAMINER